JPS6074058A - デ−タ処理装置におけるバッファストレ−ジ制御方法 - Google Patents

デ−タ処理装置におけるバッファストレ−ジ制御方法

Info

Publication number
JPS6074058A
JPS6074058A JP58181905A JP18190583A JPS6074058A JP S6074058 A JPS6074058 A JP S6074058A JP 58181905 A JP58181905 A JP 58181905A JP 18190583 A JP18190583 A JP 18190583A JP S6074058 A JPS6074058 A JP S6074058A
Authority
JP
Japan
Prior art keywords
data
buffer storage
address
storage
main memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58181905A
Other languages
English (en)
Japanese (ja)
Other versions
JPH041373B2 (en]
Inventor
Masahiro Kuriyama
栗山　正裕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58181905A priority Critical patent/JPS6074058A/ja
Publication of JPS6074058A publication Critical patent/JPS6074058A/ja
Publication of JPH041373B2 publication Critical patent/JPH041373B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58181905A 1983-09-30 1983-09-30 デ−タ処理装置におけるバッファストレ−ジ制御方法 Granted JPS6074058A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58181905A JPS6074058A (ja) 1983-09-30 1983-09-30 デ−タ処理装置におけるバッファストレ−ジ制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58181905A JPS6074058A (ja) 1983-09-30 1983-09-30 デ−タ処理装置におけるバッファストレ−ジ制御方法

Publications (2)

Publication Number Publication Date
JPS6074058A true JPS6074058A (ja) 1985-04-26
JPH041373B2 JPH041373B2 (en]) 1992-01-10

Family

ID=16108935

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58181905A Granted JPS6074058A (ja) 1983-09-30 1983-09-30 デ−タ処理装置におけるバッファストレ−ジ制御方法

Country Status (1)

Country Link
JP (1) JPS6074058A (en])

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62151958A (ja) * 1985-12-25 1987-07-06 Matsushita Electric Ind Co Ltd 仮想アドレス変換装置
JPWO2008155825A1 (ja) * 2007-06-19 2010-08-26 富士通株式会社 演算処理装置および演算処理方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58166583A (ja) * 1982-03-26 1983-10-01 Nec Corp バツフアメモリ制御方式

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58166583A (ja) * 1982-03-26 1983-10-01 Nec Corp バツフアメモリ制御方式

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62151958A (ja) * 1985-12-25 1987-07-06 Matsushita Electric Ind Co Ltd 仮想アドレス変換装置
JPWO2008155825A1 (ja) * 2007-06-19 2010-08-26 富士通株式会社 演算処理装置および演算処理方法
JP4608011B2 (ja) * 2007-06-19 2011-01-05 富士通株式会社 演算処理装置および演算処理方法
US8296518B2 (en) 2007-06-19 2012-10-23 Fujitsu Limited Arithmetic processing apparatus and method

Also Published As

Publication number Publication date
JPH041373B2 (en]) 1992-01-10

Similar Documents

Publication Publication Date Title
US3898624A (en) Data processing system with variable prefetch and replacement algorithms
KR920008427B1 (ko) 마이크로프로세서
JPH03142644A (ja) キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置
JP2930071B2 (ja) 情報処理装置およびプロセッサ
KR100204024B1 (ko) 페이지 경계에 걸리는 분할 라인을 한 사이클에 억세스할 수 있는 컴퓨팅 시스템
JPS62222344A (ja) アドレス変換機構
JPS6074058A (ja) デ−タ処理装置におけるバッファストレ−ジ制御方法
KR960007833B1 (ko) 고속 페이지 모드 선택을 위한 방법 및 장치
JPS60225262A (ja) ２重キヤツシユメモリを有するパイプラインプロセツサ
JPH07234819A (ja) キャッシュメモリ
JPS5841479A (ja) 主記憶装置
JP2501353B2 (ja) プリフェッチ制御方式
JPH01226056A (ja) アドレス変換回路
JPS6356746A (ja) 仮想計算機におけるペ−ジングバイパス方式
JPS63240651A (ja) キヤツシユメモリ
JPH0336647A (ja) キャッシュ・バッファリング制御方式
JPH07334422A (ja) キャッシュメモリ装置
JPH0619790A (ja) 直接制御が可能なキャッシュメモリ
JPH0285943A (ja) データ処理装置
JPH02259945A (ja) ストア処理方式
JPH03271859A (ja) 情報処理装置
JPH057740B2 (en])
JPH0769863B2 (ja) データ処理装置
JPH04291642A (ja) キャッシュ制御方式
JPH01315858A (ja) データ転送制御方法及び装置